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Abstract 
With the increasing complexity of the electronic circuit automatic design, the traditional circuit design method 
already more and more with difficulty satisfied this kind of request. But unifies the programmable component and the 
evolutionary algorithms hardware may the dynamic change hardware's structure adapt the adverse circumstance, 
resume the damage of the function, the adaptation for the duty change. After the optimization, obtains the circuit 
structure will often stem from our anticipation, this will be the altitude which the experience and the skillful institute 
hope to attain with difficulty. In this paper, proposed one kind of genetic algorithms which uses in the electronic 
circuit automatic design and through the experiment proved, this algorithm obtains the circuit structure to surpass the 
other circuit design method. 
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1. Introduction 
Evolutionary Electronics applies the concepts of genetic algorithms to the evolution of electronic 
circuits. The main idea behind this research field is that each possible electronic circuit can be represented 
as an individual or a chromosome of an evolutionary process, which performs standard genetic operations 
over the circuits. Due to the broad scope of the area, researchers have been focusing on different problems, 
such as placement, Field Programmable Gate Array (FPGA) mapping, optimization of combinational and 
sequential digital circuits, synthesis of digital circuits, synthesis of passive and active analog circuits, 
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synthesis of operational amplifiers, and transistor size optimization. Of great relevance are the works 
focusing on “intrinsic” hardware evolution in which fitness evaluation is performed in silicon, allowing a 
higher degree of exploration of the physical properties of the medium. This particular area is frequently 
called Evolvable Hardware[1-4].  
In the sequence of this work, Coello, Christiansen and Aguirre presented a computer program that 
automatically generates high-quality circuit designs [5]. Miller, Thompson and Fogarty applied 
evolutionary algorithms for the design of arithmetic circuits[6]. Kalganova, Miller and Lipnitskaya 
proposed another technique for designing multiple-valued circuits [7]. In order to solve complex systems, 
Torresen proposed the method of increased complexity evolution [8]. More recently Hollingworth, Smith 
and Tyrrell  describe the first attempts to evolve circuits using the Virtex Family of devices [9]. Based on 
the Miller’s method, Yan applied Gene expression programming (GEP) for the design of electronic 
circuits and the case study shows this technology was effective[10-11].
2. Circuit Automatic Design Based on Genetic  Algorithms 
2.1. Chromosome Representation 
Every electronic circuit can be seen as a tree by analyze its structure(like Fig.1 and Fig.2 shown), in 
this tree the circuit inputs correspond to the leaf nodes of the tree, the non-leaf nodes correspond to the 
circuit’s logic units and the root node corresponds to the output of the circuit. So in our algorithm, the 
chromosome representation we use   tree coding. In the tree coding, every circuit can represent as a triple 
tree, in this tree every leaf nodes represents the input resources, and every non-leaf nodes represents the 
logic units like Fig.3 shown, when the node’s value is 0 in which case it is taken to represent a 2-1 
multiplexer (MUX), the value is negative in which case it is taken to represent a two-input and one-output 
gate(where the modulus of the number indicates the function according to Table.1). 
Fig.1 A Electronic Circuit 
Fig.2 A Tree Corresponds to the Circuit of Fig.1 
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Fig.3 Types of the Nodes  
Table.1 Node’s value according to negative gene value in chromosome
Gene Value Gate Function 
-1 A & B 
-2 A & !B 
-3 !A & B 
-4 A ^ B 
-5 A | B 
-6 !A & !B 
-7 !A ^ B 
-8 !A 
-9 A | !B 
-10 !B 
-11 !A | B 
-12 !A | !B 
2.2. Genetic Operation 
Crossover Operation: Crossover operation is the main method for the genetic algorithms to generate 
the new individual. In our algorithm, during the crossover operation, select two parent individuals firstly, 
for these individuals we select part of the gene and exchange then can generate two new individuals. 
Through the crossover operation, not only created the new individuals, the new individuals and the parent 
are very similar, this will help to retain good genes, so that the individual more and more optimized and 
the algorithm has stronger guidelines. In the following figure is the process of crossover operation. 
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Fig.4 Before Crossover Operation  
Fig.5 Afer Crossover Operation  
Mutation Operation: In this algorithm, there are three mutation operation. The first is the the 
decrement mutation shown in Fig.6, select the sub-tree from any individual and mutate it into a leaf node. 
When this mutation mutation occurred in the root node, it defined as illegal, because after the mutation 
the circuit only one gate left, so this circuit must not be the right circuit. The second is the increment 
mutation shown in Fig.7. select the leaf node from any individual and mutate it into a sub-tree. The third 
is the direct mutation shown in Fig.8, select the node from any individual and mutate it into a new node, if 
it is a leaf node then mutate it into a non-leaf node, if it is a non-leaf node then mutate it into a leaf node. 
For this mutation, the corrective action of the circuit is necessary, because in this process maybe generate 
the illegal individual. 
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Fig.6 Decrement Mutation 
Fig.7 Increment Mutation 
Fig.8 Direct Mutation 
Fitness Measure: The test of whether the evolved circuits perform the desired logic translation of 
inputs to outputs is achieved by running all test inputs through the network, and compared the results with 
the desired functionality in a bit-wise fashion. A PLA file (truth table) contains the target function, and 
this is used as a basis for comparison. The percentage of total correct outputs in response to appropriate 
inputs is then used as the fitness measure for the genetic algorithm. In other words, the nearer the evolved 
circuit comes to performing with desired functionality, the fitter it is deemed to be. In our algorithm we 
use this method: comparing all the outputs of an individual with the desired outputs. For a set of input in 
the true table, if there is one bit which belongs to the outputs of the circuit individual, different to the 
desired value, though deemed the circuit functionality useless for this input. When total outputs are equal 
to the desired outputs, then the fitness value added 1. 
In addition the PLA file, we should also consider the amount of resources used in the circuit (in this 
case refer to the number of logic gates used), so the final fitness function is as following: 
         *F fit N k= −                                                                    (1) 
2953Xuesong Yan et al. / Procedia Engineering 15 (2011) 2948 – 29546 Xuesong Yan et,al/ rocedia Engineering 00 (2011) 000–000 
In this equation, F is the fitness of the circuit，fit is the value which the circuit matched with the truth 
table，N is number of the logic gate used in the circuit, and k is a parameter in here k=0.5.  
3. Experiment Results 
This section shows the implementation of our algorithm with experiment. The first selected case is 
from the paper published by Coello in 2000[12]. In this paper have 4 cases, we use our algorithm to 
evolve and compared the results with Coello in Table.2. From the Table, we can know our results are 
better than Coello’s. 
Table.2 Experiment results compared with MGA
MGA Our Algorithm 
Number of 
Input 
Number of 
Output Number of 
Layer 
Number of 
Gate
Number of 
Layer 
Number of 
Gate
Case 1 3 1 3 4 2 3 
Case 2 4 1 4 7 3 5 
Case 3 4 1 3 6 2 4 
Case 4 4 1 3 7 2 5 
The second selected case is from the paper published by Coello in 2004[13]. In this paper have 5 cases, 
we use our new algorithm to evolve and compared the results with Coello in Table.2. From the Table, we 
can know our results are better than Coello’s. 
Table.3 Experiment results compared with PSO
PSO Our Algorithm 
Number of 
Input 
Number of 
Output Number of 
Layer 
Number of Gate
Number of 
Layer 
Number of Gate
Case 1 4 1 4 6 2 4 
Case 2 5 1 4 7 2 4 
Case 3 4 2 3 6 2 5 
Case 4 4 3 4 7 2 5 
Case 5 4 4 3 7 2 7 
4. Conclusion 
This paper proposed a new means for designing electronic circuits given a set of logic gates. The final 
circuit is optimized in terms of complexity (with the minimum number of gates). For the experiment 
results mean the circuit has proved to be efficient, and compared with other algorithm show that we have 
better results. There are still many avenues for further work. Other ways of representing rectangular 
arrays of logic cells may be devised and also, the relationship between cell connectivity and the 
evolvability of designs has still to be explored. There are many wider issues to be considered also which 
relate to the problem of evolving much larger circuits. It is a feature of the current technique that one has 
to specify the functionality of the target circuit using a complete truth table, however this is impractical 
for circuits with large numbers of inputs. 
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